

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERC United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Boy 1450

Alexandria, Virginia 22313-14

OMMERCE Hite

APPLICATION NO.	F	ILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/851,885		05/09/2001	Yasushi Kubota	70904-55845	4328
21874	7590	06/14/2004		EXAMINER	
EDWARD P.O. BOX 5		ELL, LLP	KOVALICK, VINCENT E		
BOSTON,)5	ART UNIT		
				2673	
				DATE MAILED: 06/14/2004	

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)					
, occ - A -	4: 0	09/851,885	KUBOTA ET AL.					
Orrice Ac	tion Summary	Examiner	Art Unit					
		Vincent E Kovalick	2673					
The MAILING	DATE of this communication app	pears on the cover sheet with the o	correspondence address					
A SHORTENED STATHE MAILING DATE - Extensions of time may be after SIX (6) MONTHS from - If the period for reply specified from the period for reply is specified to the period for reply is specified.	OF THIS COMMUNICATION. available under the provisions of 37 CFR 1.1 the mailing date of this communication. ied above is less than thirty (30) days, a replicified above, the maximum statutory period at or extended period for reply will, by statute office later than three months after the mailin	Y IS SET TO EXPIRE 3 MONTH(136(a). In no event, however, may a reply be tir ly within the statutory minimum of thirty (30) day will apply and will expire SIX (6) MONTHS from e, cause the application to become ABANDONE g date of this communication, even if timely filed	mely filed ys will be considered timely. In the mailing date of this communication. ED (35 U.S.C. § 133).					
Status								
1)⊠ Responsive to	communication(s) filed on 17 N	March 2004						
2a)⊠ This action is F	` '	s action is non-final.						
<u>'</u>	☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is							
	closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.							
Disposition of Claims								
4a) Of the abov 5) ☐ Claim(s) 6) ☑ Claim(s) <u>1-13 a</u> 7) ☐ Claim(s)	and 117-121 is/are rejected.	wn from consideration.						
Application Papers								
9)☐ The specificatio	n is objected to by the Examine	er.						
10) The drawing(s)	10) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner.							
Applicant may no	ot request that any objection to the	drawing(s) be held in abeyance. Se-	e 37 CFR 1.85(a).					
		tion is required if the drawing(s) is ob xaminer. Note the attached Office						
Priority under 35 U.S.C.	§ 119							
a)⊠ All b)⊡ So 1.⊠ Certified 2.⊡ Certified 3.□ Copies o application	me * c) None of: copies of the priority document copies of the priority document f the certified copies of the prio on from the International Burea	ts have been received in Applicati crity documents have been receive	ion No ed in this National Stage					
Attachment(s)								
Notice of References Cit Notice of Draftsperson's	Patent Drawing Review (PTO-948) tatement(s) (PTO-1449 or PTO/SB/08)	4) Interview Summary Paper No(s)/Mail Do 5) Notice of Informal F 6) Other:						

Art Unit: 2673

DETAILED ACTION

Response to Amendment

1. This Office Action is in response to Applicant's Response to Office Action dated March 17, 2004 in response to USPTO Office Action dated December 15, 2003. The amendment to independent claim 1; the addition of new claims 117-121 and Applicant's remarks have been reviewed and entered in the record.

A. Regarding Applicant's argument relative to claims 1 and 8-13, that Kobayashi (USP 5,973,61) does not disclose the limitations teaching "that a part or entirety of either or both of the data signal lines drive circuit and that scan signal line drive circuit is provide in plurality so as to realize mutually different display configurations" and "that at least one of the parts and entireties of the data signal line drive circuit writes image data overlapping an image written by another part or entirety of the data signal line drive circuit" said argument is moot with the amendment to claim 1 and the introduction of new prior art that teaches the said limitations.

Applicant's argument relative to claims 11-13 have been fully considered but they are not persuasive.

- o Regarding claim 11, Taguchi et al. (USP 6,181,317) teaches the limitation of writing image data in a blanking period of each horizontal scan period (col. 19, lines 13-25).
- o Relative to claim 12, Sokawa et al. (USP 6,353,460) teaches the data signal line drive circuit writing a partial image with a predetermined delay from writing another portion of the image data signal (col. 8, lines 13-47).

Application/Control Number: 09/851,885 Page 3

Art Unit: 2673

o Regarding claim 13, Imamura (USP 6,232,949) teaches the placement of drive circuits located opposing one another across a pixel array (Fig. 1, items 5 and 8). This arrangement would provide for each parts and entireties of the drive circuits to write to any portion of the pixel matrix that would facilitate generating an overlapping image.

B. This application contains claim 14-116 drawn to an invention non-elected with traverse in Paper No. 13. A complete reply to the final rejection must include cancellation of non-elected claims or other appropriate action (37 CFR 1.144) See MPEP § 821.01.

Claim Rejections - 35 USC § 103

- 2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 3. Claims 1-10, 117-118 and 119-120 are rejected under 35 U.S.C. 102(e) as being anticipated by Kobayashi et al. (USP 5,973,661) taken with Gough et al. (USP 5,638,501). Relative to claims 1 and 117, Kobayashi et al. **teaches** an image display device utilizing a liquid crystal panel (col. 3, lines 6-67 and col. 4, lines 1-5); Kobayashi et al. further **teaches** an image display device (col. 1, line 13 and col. 4, lines 56-57), comprising: a pixel array constituted by a plurality of pixels for displaying an image (col. 1, lines 18-21; col. 4, lines 56-57 and col. 12, lines 27-29); a data signal line drive circuit for supplying a video signal to the pixel array (col. 1, lines 16-18 and col. 4, lines 58-59); a scan signal line drive circuit for

Art Unit: 2673

controlling writing of the video signal to the plurality of pixels (col. 1, lines 16-18 and col. 4, lines 58-61); a timing circuit for supplying a timing signal to the data signal line drive circuit and the scan signal line drive circuit (col. 1, lines 11-16 and col. 4 lines 57); and a video signal processing circuit for supplying the video signal to the data signal line drive circuit (col. 1, lines 11-16, col. 4, lines 58 and 61-64);

Kobayashi et al. does not teach a part or entirety of either or both of the data signal line drive circuit and the scan signal line drive circuit is provided in a plurality so a to realize mutually different display configurations.

Kobayashi et al. teaches an image display device utilizing a liquid crystal panel.

Gough et al. **teaches** a method and apparatus for displaying an overlay image (col. 2, lines 13-67 and col. 3, lines 1-33); Gough et al. further **teaches** a part or entirety of either or both of the data signal line drive circuit and the scan signal line drive circuit is provided in a plurality so a to realize mutually different display configurations (col. 2, lines 34-56 and Abstract).

It would have been obvious to a person of ordinary skill in the art at the time of the invention to provide to the device as taught by Kobayashi et al. the feature as taught by Gough et al. in order to provide the driving means to present a variety of display formats including the means to overlap images as befits the user needs.

Regarding claims 2 and 118, Kobayashi et al. **teaches** said image display device wherein only one of the parts and entireties of the drive circuit(s) operates at any given time (col. 5, lines 9-15).

Art Unit: 2673

As to claim 3, Kobayashi et al. **teaches** said image display device wherein: the same part(s) and entirety (ies) of the dive circuit(s) is (are) driven throughout one or more fame periods (col. 1, lines 39-44).

Relative to claim 4, Kobayashi et al. **teaches** said image display device wherein: two or more of the parts and entireties of the drive circuit(s) are switchably driven in one frame period (col. 1, lines 39-44).

Regarding claim 5, Gough et al. **teaches** said image display device wherein: at least two of the parts and entireties of the drive circuit(s) write image data in respective areas on a screen (col. 2, lines 34-53 and Abstract).

As to claim 6, Gough et al. **teaches** said image display device wherein a part or entirety of the data signal line drive circuit is provided in plurality; and at least two of the parts and entireties of the data signal line drive circuit write image data in one partial or whole area on a screen in one frame period (col. 2, lines 34-53).

Relative to claims 7 and 120, Gough et al. **teaches** said image display device wherein: the at least two of the parts and entireties of the data signal line dive circuit operate simultaneously (col. 2, lines 34-53).

Relative to claims 8 and 119 Gough et al. **teaches** said image display device wherein: at least one of the parts and entireties of the data signal line drive circuit writes image data overlapping an image written by another part or entirety of the data signal line drive circuit in one frame period (col. 2, lines 34-53).

Regarding claims 9 and 10, Gough et al. **teaches** the said image display device wherein at least one of the parts and entireties of the data signal line drive circuit writes an image overlapping

Art Unit: 2673

another image throughout one or more entire horizontal scan periods or only in a part of one or more entire horizontal scan periods (col. 2, lines 34-53). It being understood that the overlapped portion of the said image can be generated in only a part of one or more entire horizontal scan periods an the reminder of the scan period would generate a non-overlapped portion of the image.

4. Claim 11 is rejected under 35 U.S.C. 103(a) as being unpatentable over Kobayashi et al. taken with Gough et al. as applied to claim 1 in item 3 hereinabove, and further in view of Taguchi et al. (USP 6,181,317).

Relative to claim 11, Kobayashi et al. taken with Gough et al. **does not teach** said image display device wherein a part or entirety of the data signal line drive circuit is provided in plurality; and at least one of the parts and entireties of the data signal line drive circuit writes image data in a blanking period of each horizontal scan period.

Kobayashi et al. taken with Gough et al. teaches an image display device utilizing a liquid crystal panel wherein a part or entirety of either or both of the data signal line drive circuit and the scan signal line drive circuit is provided in plurality for one data signal line so as to realize mutually different display configurations.

Taguchi et al. teaches a display and method of and drive circuit for driving the display (col. 1, lines 38-67 and col. 2, lines 1-61); Taguchi et al. further teaches said image display device wherein a part or entirety of the data signal line drive circuit is provided in plurality; and at least one of the parts and entireties of the data signal line drive circuit writes image data in a blanking period of each horizontal scan period (col.19, lines 13-25).

Art Unit: 2673

It would have been obvious to a person of ordinary skill in the art at the time of the invention to provide to the device as taught by Kobayashi et al. taken with Gough et al. the feature as taught by Taguchi et al. in order to provide a display capable of properly displaying images of various sizes (col. 1, lines 39-40, Taguchi et al.)

5. Claim 12 is rejected under 35 U.S.C. 103(a) as being unpatentable over Kobayashi et al. as applied to claim 6 in item 3 hereinabove, and further in view of Sokawa et al. (USP 6,353,460).

Regarding claim 12, Kobayashi et al. **does not teach** said image display device wherein a part or entirety of the data signal line drive circuit is provided in plurality; and at least one of the parts and entireties of the data signal line drive circuit writes image data with a predetermined delay from another part or entirety of the data signal line drive circuit.

Kobayashi et al. teaches an image display device utilizing a liquid crystal panel.

Sokawa et al. **teaches** a video signal processing device (col. 4, lines 37-67 and col. 5, lines 1, 35); Sokawa et al. further **teaches teach** said image display device wherein a part or entirety of the data signal line drive circuit is provided in plurality; and at least one of the parts and entireties of the data signal line drive circuit writes image data with a predetermined delay from another part or entirety of the data signal line drive circuit circuit (col. 8, lines 13-23).

It would have been obvious to a person of ordinary skill in the art at the time of the invention to provide to the device as taught by Kobayashi et al. the feature as taught by

Sokawa et al. in order to put in place the means to facilitate receiving a variety of video signals from such diversified sources an in turn displaying the corresponding images.

Art Unit: 2673

6. Claims 13 and 121 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kobayashi et al. as applied to claims 1 and 117 respectively in item 3 hereinabove, and further in view of Imamura (USP 6,232,949).

Regarding claims 13 and 121, Kobayashi et al. **does not teach** said image display device wherein the parts and entireties of the drive circuit(s) are located opposing one another across the pixel array.

Kobayashi et al. teaches an image display device utilizing a liquid crystal panel.

Imamura **teaches** a passive matrix LCD with drive circuits at both ends of the scan electrode applying equal amplitude voltage waveforms simultaneously to each end (col. 2, lines 6-41); Imamura further **teaches** said image display device wherein the parts and entireties of the drive circuit(s) are located opposing one another across the pixel array (Fig. 1, items 5 and 8).

It would have been obvious to a person of ordinary skill in the art at the time of the invention to provide to the device as taught by Kobayashi et al. the feature as taught by

Imamura in order to provide an improved flat display device which substantially reduces contrast problems; and further provides a flat display device which applies a voltage to both scanning driving circuits to prevent current from flowing across the liquid crystal (col. 2, lines 24-30, Imamura).

Page 8

Application/Control Number: 09/851,885 Page 9

Art Unit: 2673

Conclusion

7. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

U. S. Patent No. 6,340,959 Inamori

U. S. Patent No. 6,335,778 Kubota et al.

8. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Page 10

Responses

9. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Vincent E Kovalick whose telephone number is 703 306-3020. The examiner can normally be reached on Monday-Thursday 7:30- 4:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Bipin Shalwala can be reached on 703 305-4938. The fax phone number for the organization where this application or proceeding is assigned is (703) 872-9306.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703 306-0377.

Vincent E. Kovalick

June 1, 2004

BHPIN SHALWALA

SUPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 2600